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ABSTRACT 
Analog to digital converters play an essential role in modern mixed signal 
circuit design. Conventional Nyquist-rate converters require analog components 
that are precise and highly immune to noise and interference. In contrast, 
oversampling converters can be implemented using simple and  
high-tolerance analog components. Moreover, sampling at high frequency 
eliminates the need for abrupt cutoffs in the analog anti-aliasing filters. A noise 
shaping technique is also used in ∆Σ converters in addition to oversampling to 
achieve a high resolution conversion. A significant advantage of the method is 
that analog signals are converted using simple and high-tolerance analog circuits, 
usually a 1-bit comparator, and analog signal processing circuits having a 
precision that is usually much less than the resolution of the overall converter. 
In this thesis, a technique to design the discrete time ∆Σ converters for  
25 kHz baseband signal bandwidth will be described. The noise shaping is 
achieved using a switched capacitor low-pass integrator around the 1-bit quantizer 
loop. A latched-type comparator is used as the quantizer of the ∆Σ converter. A 
second order ∆Σ modulator is implemented in a TSMC 0.35 µm CMOS 
technology using a 3.3 V power supply. The peak signal-to-noise ratio (SNR) 
simulated is 87 dB; the SNDR simulated is 82 dB which corresponds to a 
resolution of 14 bits. The total static power dissipation is 6.6 mW. 
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Analog to Digital Converters (ADC) and Digital to Analog Converters (DAC) 
are the links between the analog world of transducers and the digital world of 
signal processing and data handling. Many of the communication systems today 
utilize digital signal processing (DSP) to resolve the transmitted information. 
Therefore, between the received analog signal and DSP system, an analog to 
digital (A/D) interface is necessary. This interface achieves the digitization of a 
received waveform subject to a sampling rate requirement of the system.  
Figure 1-1 shows the block diagram of a DSP system illustrating the importance 
of an A/D or D/A interface [27]. 
The trend of increasing integration level for integrated circuits has forced the 
A/D interface to reside on the same silicon with large DSP or digital circuits. 
These digital circuits use digital technology that offers fast transistors biased at 




















Figure 1-1 Block diagram of a DSP system 
The tendency is therefore to use ADC architectures which trade accuracy for 
speed or vice versa as per the applications. Faster analog designs needing less 
complex and lower-performance component blocks to attain a given conversion 
accuracy are the design challenges in the A/D interface implementation.  
The technology sets the upper limit for the switching speed, and so the  
trade-off speed-accuracy must be applied both ways to find the best fitting 
architecture. For a given application, different architectures are used for different 
analog signal bandwidths and different available technologies. Nyquist-rate 
ADC’s are used for high bandwidth conversion while oversampling, noise 
shaping Delta-Sigma (∆Σ) converters are used for low and intermediate frequency 






Delta-Sigma (∆Σ) analog to digital converters have been successful in 
realizing high resolution consumer audio products, such as MP3 players and 
cellular phones for some time now. ∆Σ converters are well suited for low 
bandwidth, high-resolution acquisition, and low cost, making them a good ADC 
choice for many applications. Sigma-delta converters combine an analog sigma 
delta modulator with a more complex digital filter. Accuracy depends on the noise 
and linearity performance of the modulator, which uses high performance 
amplifiers. Delta-Sigma modulators trade resolution in time for resolution in 
amplitude such that the use of imprecise analog circuits can be tolerated. The 
narrow bandwidths in digital audio applications have made oversampled 
converters particularly appealing. 
 
Figure 1-2 Block diagram of the A/D converter 
A block diagram of an analog to digital converter using delta-sigma modulator 
is shown in Figure 1-2. Delta-Sigma converters come into the category of 
oversampled converters. Oversampling is simply the act of sampling the input 
signal at a frequency much greater than the Nyquist frequency. One significant 













ADC and analog signal processing circuits having a precision that is usually much 
less than the resolution of the overall converter. The penalty paid for the high 
resolution achievable with delta-sigma is that the hardware has to operate at the 
oversampled rate, much larger than the maximum signal bandwidth, thus 
demanding great complexity of the digital circuitry. Because of this limitation, 
these converters have traditionally been relegated to high-resolution, very-low 
frequency applications. 
To further improve the conversion resolution N at the same sampling speed fs, 
noise shaping can be applied. This is accomplished by high-pass filtering the 
quantization noise to displace most of its power from low frequencies where the 
input signal spectrum is placed to higher frequencies close to fs/2 as shown earlier. 
One method to attain high pass filtering is to implement a delta-sigma loop 
around the quantizer, with a loop filter setting the noise shaping. In doing this the 
quantization noise at the output of the quantizer is attenuated at low frequencies 
and pushed to higher frequencies away from the signal band. The decimation 
filter that follows the quantizer then removes the quantization noise appearing at 
the frequencies greater than fB (desired frequency band) to improve the effective 
resolution of the converter. 
The current state of the art in the design of delta-sigma modulator is limited 
by the technology and the sampling speeds it is able to achieve. Here is a 
comparison table of the most popular designs which also compares the published 
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works with the current work. It can be seen that the current work is faster than 
most published work and achieves the resolution of 14 bits using one of the most 
modern TSMC 0.35 µm CMOS process. 
Table 1-1 Comparison table of most popular designs with the current work (*) 















13.9 bit 128 83.4 5.12 4 2 µm  20 kHz - 2 1 
14 bit 256 81.5 10.24 75 1.75 µm  20 kHz 88.5 dB 2 2 
8 bit 64 49.7 1.024 6.6 0.6 µm  8 kHz - 1 3 
16 bit 64 91 10.24 76 1.5 µm  160 kHz 80 dB 1-1-1 4 
14 bit 24 85 2.2 200 0.35 µm  100 kHz - 6 5 
13 bit 32 88 10.24 - 3 µm  160 kHz - 1-1-1 6 
11 bit 10 62.5 300 70 0.13 µm  15 MHz 67.5 dB 4 7 
14.5 bit 256 89 4 12 3 µm  8 kHz 89 dB 2 8 
14 bit 96 85 53 15 0.18 µm 300 kHz 80 dB 2 9 





This thesis presents the design and the design concerns of a 14 bit  
Delta-Sigma Modulator for voice based applications - i.e. frequencies up to  
25 kHz with the sampling frequency being 12.8 MHz, and oversampling ratio 256 
implementable using TSMC 0.35 µm technology. A complete analysis of the 
circuit is presented here which shows the implementation of the modulator which 
achieves 14 bits of resolution with individual components having a resolution less 
than the overall resolution of the converter. Oversampling is achieved using high 
speed clocks sampling the signal over a CMOS Transmission Gate switch or a 
NMOS switch. The modulator implemented here is a 2nd order discrete time 
modulator which uses two low pass filters and latched comparator acting as a 1 bit 
quantizer to achieve the desired signal to noise ratio. A brief comparison of the 
performance of the modulator when designed using different switches is also 
presented. The target specifications of this work are, 
 Resolution, 14 bits 
 Dynamic range, 70 dB 
 Baseband signal bandwidth, 25 kHz 
 Oversampling ratio, 256 
 Sampling frequency, 12.8 MHz 
 Power dissipation, less than 20 mW 
 Full scale input range, ±1 V 
 Supply Voltage, 3.3 V 





This thesis is divided into six chapters.  Chapter 2 briefly discusses the 
fundamentals of data converters. It also sheds light on different classifications of 
data converters and their applications. Some important definitions of terms 
relating to converters are also presented here. Chapter 3 presents a complete 
analysis and the mathematical model of delta-sigma converters. It also presents a 
brief description of continuous time delta-sigma modulators and a brief 
comparison between the two showing the advantages of the discrete time 
modulators over their continuous time counterparts.  
Chapter 4 contains the complete design methodology adopted to the 
successful implementation of the modulator. It also presents the analysis and the 
design of the individual components used CMOS transmission gate switches, 
discrete time integrator and the comparator. It also presents the design of the non-
overlapping clock phase generator. 
Chapter 5 presents the results and discussions of all the components designed 
and implemented and also shows the simulation result of the mathematical model 
using Simulink in Matlab. Finally, in Chapter 6, a brief overview of the practical 
limitations in designing a modulator is presented. A summary and conclusions of 
this work is also presented. Some suggestions regarding the future work that can 






























In this chapter, fundamental aspects of A/D and D/A converters are presented 
without regard for their internal architecture or circuit design. Figure 2-1 shows 
the block diagram of an ADC. 
 
Figure 2-1 Block diagram of an ADC 
An anti-aliasing filter is used to remove the high frequency components from 
incoming signals to avoid aliasing of the signals in the frequency domain during 
sampling. Sampling is achieved by means of a sample and hold circuit. A sample 
and hold circuit freezes the analog input voltage at the moment the sample is 
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required. This voltage is held constant while the A/D converter digitizes it. It is 
the sampling speed that classifies data converters into categories - Nyquist Rate 
Converters and Oversampled Converters, as explained later.  
The process of converting continuous time samples from continuous values of 
information to a finite number of discrete values is called quantization. The 
response of an ideal ADC with finite resolution for a ramp input is shown in 
Figure 2-2(a). Vin is the input ramp signal and V1 is the output of the ADC. It can 
be seen in each step that the quantizer generates the same digital code for a range 
of input values. The difference between the generated code and the original 





Figure 2-2 (a) Output characteristics of an ADC for a ramp input. (b) Showing the 
quantization error of the ADC 
This error is limited by the sampling frequency used and the resolution of the 
converter. Subtracting the two signals results in the quantization error VQ shown 
in Figure 2-2 (b). It can be noted that if the signal doesn’t exceed the full swing, 




  V NLSB −
=  [10]. If the signal exceeds the full swing the ADC is said to be 
overloaded and the quantization error exceeds VLSB/2. It is also proven that the 
average of the quantization noise is 0. The quantizer output is then followed by a 
digital filter to remove any unwanted noise and increase the overall resolution of 




Some commonly used terms that describe the performance of a data converter 
are presented here [10, 11, 12, and 13]. The performance metrics explained here 
are defined with respect to a 3 bit ADC. A similar analogy can be applied to a 
DAC as well. An ideal transfer curve of a 3 bit ADC and quantization error (Qe) is 
shown in Figure 2-3. 
 
Figure 2-3 Ideal Transfer Curve and Quantization Error in a 3 bit ADC 
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Resolution of a converter is defined to be the number of distinct analog levels 
corresponding to the different digital words. Thus, an N-bit resolution implies that 
the converter can resolve 2N distinct analog levels. 
The following performance metrics are referred to as the static characteristics 
of the ADC: 
Differential Non Linearity (DNL) is the maximum deviation in the 
difference between two consecutive code transition points on the input axis from 
the ideal value of 1 LSB. A conceptual transfer curve with the quantization noise 
of the 3 bit ADC is shown in Figure 2-4. 
 
Figure 2-4 Transfer curve of an ADC showing DNL 
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Integral Non Linearity (INL) is the maximum difference between the actual 
finite resolution characteristic and the ideal finite resolution characteristic 
measured horizontally as shown in Figure 2-5. 
 
Figure 2-5 Transfer curve of the ADC showing INL 
Offset Error is the analog value of the digital output word for the input signal 
which should have ideally produced a zero output. It is the constant difference 
between the actual finite resolution characteristic and the ideal finite resolution 




Figure 2-6 Transfer curve of the ADC showing offset error 
Gain Error is defined to be the difference at the full scale value between the 
ideal and the actual curves when the offset error has been reduced to zero. Also 
measured as the difference between the ideal slope of the transfer curve and the 
actual slope of the transfer curve, as shown in Figure 2-7. 
 
Figure 2-7 Transfer curve of the ADC showing gain error 
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Monotonicity; A monotonic converter is one which the output always 
increases as the input increases. In other words, the slope of the converter’s 
transfer response is of only one sign. If the maximum DNL error is less than 1 
LSB, then a converter is guaranteed to be monotonic.  
Often specified as a function of the sampling and input frequencies, the 
following terms are used to characterize the dynamic performance of the 
converters: 
Dynamic Range (DR) of an ADC is defined as the range of amplitudes the 
ADC can effectively resolve. If the signal is too large it overloads the ADC and if 
it is too small it gets lost in the quantization noise. It is defined as the ratio of the 
full scale value to the smallest difference it can resolve - i.e., VLSB. 
 6.02NDR dB =  2-1 
The input dynamic range can also be defined as the magnitude of the 
baseband signal power at SNR = 0 dB. An ideal plot of the Input Signal (in dB) 
and the SNR is shown in Figure 2-8. 
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Figure 2-8 An Ideal Plot of Input vs. SNR measuring the dynamic range 
Signal to Noise Ratio (SNR) is the ratio of the signal power to the total noise 
power at the output. The quantization noise in Nyquist rate converters (explained 
later) is given by the mean square value of the quantization error shown in  













  dq q  

1




   N −
=  and is assumed to fall between -fs/2 and +fs/2, where fs is 
the sampling frequency and N is the resolution of the converter. In Nyquist rate 
converters, the sampling frequency is usually twice the signal bandwidth. The 
SNR of a Nyquist rate converter is given as [13], 
 dB  1.76  N 6.02  SNR +=  2-3 
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Signal to Noise Distortion Ratio (SNDR) is the ratio of the signal power to 
the total noise and the harmonic power at the output. 
Spurious Free Dynamic Range (SFDR) The ratio of the RMS value of the 
input sine wave for an ADC to the RMS value of the peak spur observed in the 
frequency domain. It is typically expressed in decibels. SFDR is important in 
certain communication applications that require maximizing the dynamic range of 
the converter. 
Total Harmonic Distortion (THD) of a signal is the ratio of the sum of the 
powers of all harmonic frequencies above the fundamental frequency to the power 











....  V  V  V
PowerFrequency  lFundamenta
Powers Harmonic 
   THD
+++
==  2-4 
Effective Number of Bits (ENOB) is defined by the following equation: 
 
6.02
 1.76   SNR
 ENOB Actual
−=  2-5 
Accuracy; is defined to be the difference between the expected and the actual 
transfer responses. The absolute accuracy includes the offset, gain and linearity 
errors. The term relative accuracy is sometimes used and is defined to be the 





Data converters can be broadly classified into two categories depending upon 
the sampling frequency used for the conversion process [14]. 
 "#$%&	

A analog to digital conversion requires analog input to first be sampled 
(sampling frequency, fs) by a sample-and-hold circuit, which transforms it into an 
analog, discrete-time signal, only having amplitudes at periodic discrete intervals 
(Ts = 1/fs).  The name Nyquist-rate architectures comes from the sampling 
theorem also known as Nyquist Theorem, stating that fs should be at least two 
times larger than the highest frequency component present in the signal to avoid 
aliasing and for successful reproduction of the signal after filtering. Hence, 
specifying the Nyquist rate is equal to specifying the bandwidth of the decimation 
filter. Equation 2-3 gives the SNR of a Nyquist rate converter, the only noise 
source being the inherent quantization noise. 
 	'

In oversampling ADC’s, the input signal is sampled at a rate much higher than 
twice the bandwidth. The oversampling rate, M, is defined as the ratio of the 











 M ==  2-6 
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An oversampling rate of unity implies a Nyquist-rate ADC. The  
signal-to-noise ratio of an oversampled converter can be calculated as [14], 
 ( ) dB  MLog 10  1.76  N 6.02  SNR 10++=  2-7 
This result shows that it is possible to use an ADC with fewer bits to achieve 
the same SNR performance as a higher performance Nyquist rate ADC. Further it 
is seen that every doubling of the sampling frequency in an oversampling ADC 
improves the SNR performance by 3 dB. It can also be noticed that the same 
amount of quantization noise power is present as for the case of a Nyquist-rate 
converter, but the amount that actually falls into the bandwidth of the 
oversampled ADC is less, as shown in Figure 2-9. 
 
fs, nyquist/2 fs, OSR/2 
f 
 





Some important terms with respect to a data converter and sample and hold 
circuits are defined here to have a better understanding of this thesis [13]. 
Acquisition Time is the time between releasing the hold state and the output 
of the sample circuit settling to the new input voltage value. 
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Aperture Jitter or Sampling Time Uncertainty; this is an error caused due 
to variations in the sampling time. This is also called the clock jitter, which the 
causes the instance at which the signal is sampled to change because of variations 
in the non-ideal clocks. This can result in large error if the aperture jitter happens 
close to large signal transition points - i.e., the rate of change is maximum at zero 
crossing. This is well explained in Figure 2-10. If ∆t represents sampling time 
uncertainty, then it is desired to keep ∆V less than one VLSB; then, 
 
in
N f  2
1
 t <  2-8 
 
Figure 2-10 Showing the error in sampling due to aperture jitter at signal transition points 
ADC Conversion Time and Sampling Rate; Conversion Time is the time 
taken for the converter to complete a single measurement including the 
acquisition time of the input signal. Sampling Rate is the speed at which the 
samples can be continuously converted and is typically the inverse of the 
 20 
conversion time. However, some converters have a large latency between the 
input and output due to pipelining or multiplexing, and yet have a high sampling 
rate.   
Sampling Pedestal is the transition error when the sample and hold circuit 
switches from the sample mode to the hold mode. 
Signal Feed Through; happens during the hold mode wherein a small 
amount of input signal feeds through to the load, due to parasitic capacitances 
across MOS switches during sampling.  
Clock Feed Through; As an analog switch turns on and off, a small amount 
of charge can be capacitively coupled (injected) from the digital control line to the 
analog signal path.  
Charge Injection; occurs when the sampling switch turns off to hold mode 
and the channel charge of a MOS switch is injected to the load. Charge injection 
can occur as gain and offset errors when sampling across analog MOS switches. 
Droop Rate; is the slow change in the output voltage of the sampling switch 
due to leakage of charge from the sampling capacitor, CS. This is more prominent 
with slow sampling rates wherein there are large hold times and the capacitor tries 























A generalized discrete time representation of the ∆Σ modulator structure is 
shown in Figure 3-1 [14]. It requires two transfer functions to be implemented, a 
high pass noise transfer function (NTF) and a low pass signal transfer function 
(STF). The loop filter has two sections, a forward filter G (z) and a feedback filter 
H (z). The input signal X (z) is applied and compared with the signal fed back by 
H (z), filtered through G (z) and is quantized to give the digital output. Hence the 
quantizer digitizes the sum of previous differences. Thus the term ∆Σ comes from 
the name of such modulator. The “sigma” and “delta” represent the summation 
and difference operations respectively. The quantization introduces an error E (z) 
which is modeled as input-signal-independent and directly added to the output, in 













Figure 3-1 Generalized ∆Σ Modulator with loop-filter G (z) 
The STF is to characterize the transfer function from X (z) to Y (z) and the 
NTF for the partial contribution of E (z) in Y (z). 
 (z) E (z) NTF  (z) X (z) STF  (z) Y +=  3-1 
The input signal X (z) and the quantization error E (z) are treated separately. 
The superposition theorem is then applied, and the two equations are combined to 
describe the output of the modulator in terms of a single equation with X (z) and 
E (z) and H (z). Therefore, 
 





  (z) NTF 














A further improvement in the SNR can be achieved by pushing most of the  
in-band noise left after oversampling outside the signal frequency band. This is 
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attainable if the STF is all-pass whereas, and most important, the NTF is high 
pass. Therefore, STF can be approximated to 1 at frequencies where G (z) is large 
and H (z) is unity, while, at the same frequencies, NTF can be approximated as 0. 
From this theory, it follows that if filters are implemented using integrators, the 
frequency band where G (z) is large is around DC.  
For low frequency applications integrators are therefore, preferred to function 
as forward filters. The stability of the system can be established by a large 
forward path gain. Therefore, G (z) should be high. If G (z) is an integrator, noise 
can be shaped out of the band of interest. All the noise components can be pushed 
to higher frequencies and the required band can be filtered out using a simple low 
pass filter. Figure 3-2 shows the spectrum at the output of a noise shaping 
quantizer loop compared to those obtained from Nyquist and Oversampling 
converters [15]. The noise shaping modulator does not eliminate the quantization 
noise; rather, it pushes the quantization noise to higher frequencies. 
 
Figure 3-2 Spectrum at the output of a noise shaping quantizer loop compared to those 
obtained from Nyquist and Oversampling converters 
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Following the above analysis, the basic block diagram of a first order  
delta-sigma converter is shown in Figure 3-3. The input signal comes into the 
modulator via a summing junction. It then passes through the integrator which 
feeds a comparator that acts as a one-bit quantizer. The comparator output is fed 
back to the input summing junction via a one-bit digital to analog converter 
(DAC), and it also passes through the digital filter and emerges at the output of 








  Digital Filter 
1-bit 
DAC 
 in out 
 
Figure 3-3 First order sigma-delta ADC 






  (z)G  =  3-3 
Therefore from equation 3-1,  
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 ( ) (z) E z - 1  (z) X z  (z) Y -1-1 +=  3-4 
Equation 3-4 implies that, 
 1-
-1
z - 1  NTF




The equation 3-4 can be written in time domain as, 
 1]-e[n - e[n]  1]- x[n y[n] +=  3-6 
 The output is just the delayed version of the input plus the first order 
difference of the quantization noise. This proves that using integrators as a 
forward filter makes the STF all pass and NTF high pass. The SNR of first order 
noise shaping can be derived as [11], 
 ( )M Log 30  5.17 - 1.76  6.02N  SNR ++=  3-7 





5.17 - M Log 30
  Ninc =  3-8 
The advantage of first order noise shaping is an improvement of the SNR by  
9 dB for every doubling of the oversampling ratio as opposed to a 3 dB increase 
without noise shaping. It can be also be proved that implementing a second order 
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delta-sigma () ADC can provide for much better noise shaping and a higher 
order resolution. Thus, the signal to noise ratio (SNR) is higher for a second order 
 ADC. The transfer function for the second order system can be given by, 
 ( ) ( ) (z) E z - 1  (z) X z  (z) Y 2-12-1 +=  3-9 
As it can be seen from the transfer function, the input signal is to be delayed 
by two cycles and two integrators can be used in cascade to implement the square 
term in the transfer function expression. Therefore, implementing a second order 
system does not cause any serious changes in the design procedure except for 
using two integrators. Hence, a first order system will be designed and 
implemented as a second order system to yield the advantages of high resolution 
and better signal-to-noise ratio. The SNR of the second order noise shaping 
modulator is [11], 
 ( )M Log 50  12.9 - 1.76  6.02N  SNR ++=  3-10 
 
Figure 3-4 Block diagram of second order  ADC 
The block diagram of the second order system is shown in Figure 3-4. It can 
be noted from equations 3-3 and 3-5 that the poles of the integrator transfer 
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function become the zeroes for the noise transfer function (NTF). Thus, second 
order noise shaping can be more clearly observed from Figure 3-5 which shows 
the mapping of zeroes of the NTF in z-domain to the frequency axis. The figure 
shows that the NTF zeroes are mapped to DC, and hence noise shaping can be 
obtained [29]. 
 




Following the frequency domain behavior discussed in the previous section, it 
is important to analyze the delta-sigma modulator in the time domain as well. 
Redrawing Figure 3-3 and labeling the discrete time domain signals as shown the 
following sets of equation can be obtained. The input to the modulator is x[n] and 
the final output of the modulator is y[n]. Various intermittent signals as labeled as 
shown. From the Figure 3-6 it can be shown that, 
 [n]y - [n] x  [n]u a=  3-11 
 1]- v[n 1]-u[n  [n] v +=  3-12 
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Figure 3-6 First order sigma-delta ADC (time domain approach) 
Assuming the comparator’s digital output is 1 or - 1, then y[n] and ya[n] can 












0    v[n]1
  [n]y  3-14 
It is to be noted that the signal that is quantized is not the input x[n] but a 
filtered version of the difference between the input and an analog representation, 
ya[n], of the quantized output, y[n]. The filter, often called the feed forward loop 
filter, is a discrete time integrator. The “error” between the modulator output and 
input is u[n]. Note that this is not the quantization error, which is given by 3-15, 
  v[n] y[n]  [n] e −=  3-15 
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Since y[n] can take on values of 1 or -1 only, it can never equal the input 
unless the input happens to be one of these two values exactly. Consequently, 
except for the mentioned cases, there will always be an error, 
 0u[n] ≠  3-16 
Consider a DC input for x[n]. When y[n] = 1, y[n] is greater than the input 
x[n] and the error u[n] is negative, and so negative values are accumulated by the 
integrator to produce v[n]. After a number of clock cycles, enough negative 
values will have accumulated to cause the quantizer to produce y[n] = -1, thereby 
changing the sign of the error u[n] to be positive. The error between the output 
and input has been reduced, in some sense, because the positive errors will now 
cancel the prior negative errors when averaged over a period of time. Now with 
y[a] = -1, the errors will be positive, and positive values of the error will be 
accumulated again until the quantizer output changes, this time back to y[n] = l. 
Over a period of time, the proportion (or density) of 1’s and -1’s will be related to 
the DC input value: the larger the input, the more 1’s will be present in the output, 
and vice versa, for smaller inputs. For this reason, the output of a sigma-delta 
modulator using a 1 bit quantizer is often said to follow the average of the input. 







In a discrete-time Σ∆  modulator, the input is a sampled signal. It is possible 
to realize a continuous-time modulator as shown in Figure 3-7. In this case the 
input signal and the loop-filter are continuous and the sampling operation only 
occurs before the quantizer. A similar analysis is used as previously used to show 












=  3-18 
where, STF has a first-order low-pass characteristics and NTF has a first-order 


















Modulators can be implemented either as a sampled-data system or in the 
continuous-time domain [16, 17]. The primary difference is that sampled-data 
systems employ switched-capacitor integrators while continuous-time systems use 
active-RC integrators in the modulators. There are a number of advantages and 
disadvantages associated with each option, as will be discussed below. Switched-
capacitor integrators take advantage of fine-line VLSI capabilities by eliminating 
the need for physical resistors. On-chip resistors with very high linearity are 
difficult to achieve in a standard CMOS process. In addition, resistors in 
continuous-time integrators need to be kept small to minimize thermal noise. For 
the same time-constant, reducing the resistors implies that the feedback capacitors 
need to be increased. This may make the area prohibitively large and the 
capacitors impractical to realize on-chip.  
The frequency response of switched-capacitor integrators can be more 
accurately predicted because the time-constant is a function of capacitor ratios 
(Cs/Cf) and of the sampling frequency. The time-constant of continuous-time 
integrators, on the other hand, is a product of the resistor and the capacitor, and 
suffers severely from process variations. The absolute value of on-chip poly 
resistors typically vary by 30% from the nominal/desired value, whereas capacitor 
ratios are usually better controlled (typical variation is only 1%). 
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Figure 3-8 (a) Switched-Capacitor Integrator (b) Continuous-Time Integrator 
Another advantage of switched-capacitor systems is that they are less sensitive 
to clock jitter and to the manner in which the opamp settles [18]. As long as the 
Operational Amplifier (opamp) settles to the required accuracy, it does not matter 
whether the opamp slews or linearly settles. Continuous-time integrators, 
however, must be linear at all times.  
Continuous-time systems have their share of advantages over sampled-data 
systems. Because the opamp in an active-RC integrator does not have to settle to 
full accuracy every half clock period, a very high oversampling ratio is achievable 
[28]. The oversampling ratio in switched-capacitor integrators is limited by the 
achievable bandwidths of the opamps. This makes continuous-time modulators 
very appealing for high-speed applications.  
Finally, continuous-time systems eliminate the need for an anti-alias filter 
prior to the sigma-delta ADC. The anti-alias filter is needed in sampled-data 
systems to attenuate energies at multiples of the sampling frequency which may 
potentially fold down to baseband. The elimination of this filter results in 
























Due to the numerous advantages of the Discrete Time Modulator over its 
Continuous Time counterparts as discussed earlier, this work discusses and 
implements a Discrete Time Modulator. This section presents an overview of the 
design methodology adopted in implementing a fully differential second order 
modulator and also addresses the issues involving the design of the modulator. 
The proposed architecture of the modulator is shown in Figure 4-1 which follows 
straight from the basic block diagram of the modulator shown in Figure 3-4. The 
reference voltages are chosen to be ± 1 V around the common mode voltage  
(1.65 V in this design). Therefore, VREF+ is 2.65 V and VREF- is 0.65 V. 
The integrator implemented here is a switched-capacitor parasitic-insensitive 
integrator; the advantages of this will be discussed shortly. Since the integrator 
itself is discrete in time, a sample and hold circuit which is to precede the 
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integrator can be eliminated. Discrete Time Integrators are implemented using 
switched capacitor circuits and Op Amps, the design of which will also be 
presented. Switched Capacitor circuits are to be driven by non-overlapping 


































Figure 4-1 Proposed Second Order Modulator 
A latched comparator is also to be designed to work as a 1 bit quantizer. An 
advantage of the latched comparator is that, it is driven by a clock which keeps it 
in synchronization with the other fast switching components of the circuit. Other 
benefits include the feature that it refreshes its internal nodes every other clock 




A single-ended integrator can be implemented in continuous time very simply 
with an operational amplifier, a resistor and a feedback capacitor. It is difficult to 
imagine a differential continuous-time integrator (Figure 4-2) because the 
resistors occupy huge space in a layout and they are also the sources of noise. In 
switched capacitor circuits, a capacitor can be used to emulate the behavior of 








Figure 4-2 Continuous-Time Integrator 
A differential switched capacitor integrator is shown in Figure 4-3. The three 
main differences that can be noticed when this integrator is compared with 
continuous-time are 1) The resistor is replaced by a capacitor Cs; 2) Four switches 
have been included in the circuit that are controlled by two different phases;  
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3) The op-amp in the continuous-time integrator is replaced by an Operational 



















Figure 4-3 Discrete-Time Integrator 
The operation of the Switched Capacitor (SC) integrator circuit can be 
demonstrated by examining the transfer function of charge on the capacitors 
during each clock phase. The SC integrator has been redrawn for each phase in 
Figure 4-4 and Figure 4-5. It is assumed that the OTA has a very high gain and 
that the initial voltage stored on Cf is zero. During Φ1 all the switches that are 
clocked by the other phase are open and the input of the OTA is disconnected 
from the circuit. Since the bottom plate of sampling capacitor Cs is connected to 
the input and the top plate is connected to the ground the capacitor is charged up 
to an initial charge of Qinitial = Cs Vin. It should be noted that the output from the 

















Figure 4-5 Equivalent circuit during sampling, phase Φ2 
During phase Φ2 all of the switches that were previously closed are all 
opened. Thus the input is disconnected from the circuit and the output is no longer 
available from the integrator. The bottom plate of Cs is connected to ground and 
top plate of Cs is connected to the input terminal of the OTA. The connection of 
the OTA output to its input forces the differential input voltage of the OTA to 
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zero. Meanwhile since the bottom-plate of Cs is connected to ground and top-plate 
of Cs is forced to zero due to the OTA, the charge on the sampling capacitor Cs 
can only be transferred to the feedback capacitor Cf. Note that the polarity is the 
same polarity as the input voltage as the capacitor terminals were reversed from 
one phase to other. The charge transferred is equal to Qfinal = Cf Vout. However 
this charge must be equal to the original charge sampled onto Cs. Equating Qfinal 






 V =   4-1 
When phase Φ1 is active again, the input voltage is sampled again onto Cs 
while the integrator output voltage is equal to the previous sample multiplied by a 
gain factor of Cs/Cf. Then again during Φ2 the charge from the new sampled input 
is transferred to the feedback capacitor where it adds to the previous charge stored 
from the first sampling operation. The charge stored on the feedback capacitor is 
always maintained by the OTA and is never discharged. Thus the feedback 
capacitor accumulates the charge taken from each sampling operation of the input 
signal. Since the output of the SC integrator at a particular moment in time is 
equal to the previous output voltage in addition to the input voltage sampled in the 
previous operation multiplied by a gain factor Cs/Cf, the output of the integrator 
may be written mathematically as, 
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Taking the Z transform of equation 4-2 yields 
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=   4-4 
Now the integrator is made to employ the bottom-plate sampling technique to 
minimize signal dependent charge-injection. This is achieved through delayed 
clocks Φ1d and Φ2d. When switches labeled Φ1 are first tuned off, the charge 
injection from those switches remains, to a first order, independent of the input 
signal. Because one of the plates is now floating, turning off switches labeled Φ1d 
shortly after does not introduce charge injection errors. The circuit diagram that 
employs bottom-plate sampling is shown in Figure 4-6 [20].  
The sampling capacitors are chosen to be 2 pF, the feedback capacitor being 
0.45 pF. The circuit is simulated and the results are verified using the transfer 


















Figure 4-6 Integrator with Bottom Sampling Technique 
 
The transfer function of the integrator is given as [30] 
 ( ) ( ) ( )[ ] ( )jT jiT j e m1 e H e H ss +=   4-5 
The magnitude of the transfer function is given as 
  ( ) ( ) ( )[ ] m1  eH eH ss T jiT j +=   4-6 
where m () is the relative gain error and  () is the relative phase error due to 
the op amp’s finite gain. Here, 
 ( ) ( ) /2Tsin  2j
C  C





−=  4-7 












  1 
A
1
  m  4-8 
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One of the most fundamental aspects of designing an ADC is the design of 
sampling switches. Switches are ideally designed to have zero ON resistances and 
infinite OFF resistances. MOS transistors used in the triode region, can function 
as switches with ON resistances varying from a few ohms to a few kilo ohms and 
very high OFF resistances. In addition to the finite ON resistances, there are also 
parasitic capacitances associated with the switch [21, 22], which when taken into 
account can result in charge-injection and clock feed through causing gain error or 
offset error in the performance of the converter. Therefore, the designing of the 
switches become an integral part in the design of a data converter.  
One of the most commonly used switches is a NMOS switch (Figure 4-7a). 
One major concern of the NMOS switch is high ON resistance for input values 
very close to the power supply (VDD). Designing switches that allow rail-to-rail 
swings is a challenge in low-voltage applications. The reason for this is that as 
technology scales, the supply voltage scales down at a much faster rate than the 
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threshold voltage of a transistor. Since the threshold voltage of a transistor limits 
the swing of a switch using such a transistor, the swing capability decreases with 
each migration of technology. 
The technique that can be used to accommodate greater swings is to use 
complementary switches or transmission gates that consist of a PMOS in parallel 
with NMOS transistor, as shown in Figure 4-7(b). Although such a switch has the 
disadvantage of requiring complementary clocks, this is a small price to pay for 
the improvement in the signal swing across the switch. The major design 
challenges include the designing and optimization of switching techniques to be 
used in the modulator. The switches designed here have minimum sizes supported 
by the process and the modulator performance is tested using both NMOS and TG 
switches. 
The size of the NMOS switch was chosen to be minimum sizes transistors 
with the W/L being 0.7 µm/0.35 µm. The PMOS switches of the TG were chosen 
to be 3 times that of NMOS switches to account for varying switching times. 




(a)                                                                             (b) 
Figure 4-7 (a) NMOS switch; (b) Transmission Gate (TG) Switch 
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Operational Transconductance Amplifiers (OTA) are key components of 
integrators in the  ADC. The OTA to be used is a folded cascade, fully 
differential amplifier. The OTA to be designed is to meet the following 
specifications. 
 Voltage Gain, Av 	 60 dB 
 Positive going slew rate = 200 V/µs 
 Gain-bandwidth (GB) ~ 120 MHz 
 Output Voltage Swing, 0.4 V 
 Vout 
 2.9 V 
 Phase Margin 	 600 
 Power Supplies VDD = 3.3 V, VSS = 0 V 
 Load Capacitance CL = 2 pF 
Folded cascode architecture has been used as an operational amplifier as it 
offers good self compensation, good input common mode range and can maintain 
the gain of a two stage Op Amp. It has a better noise rejection from the substrate 
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and the power lines, too, than conventional two stage OTAs. The idea of folding 
the cascode is to have a Common Source stage driving a Common Gate stage 
having complimentary transistors. The advantage of this approach is that the input 
and output voltages are at the same level. Even though a folded-cascode amplifier 
is considered as a single stage, the gain can be relatively large, on the order of 
700-3000, due to the high output impedance of the cascode technique [23, 24]. 
The basic architecture used here is shown in Figure 4-8.  
 
Figure 4-8 A Fully Differential Folded Cascode OTA 
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When compared with other topologies like a conventional two-stage amplifier, 
the two-stage amplifier has a lower dominant pole than the folded cascode circuit; 
hence it cannot be used in high frequency applications. Folded cascode circuit 
doesn’t need frequency compensation as needed for a two-stage amplifier. The 
two-stage amplifier has poorer power supply rejection ratio (PSRR) than the 
folded-cascode circuit at high frequencies. Hence, keeping all these aspects in 
mind, the folded-cascode amplifier is chosen for the design of this sigma-delta 
modulator. 




  SR =  4-11 
 µA  400  I =  4-12 
The bias-generator circuit is to be designed generating this current and 
appropriate gate–source voltages of the transistors of the cascode pair to which 
this bias generator is connected. The maximum swing between the rail voltages  
(0 V – 3.3 V) is specified as 0.4 V– 2.9 V. Then the drop across the transistors  
M9, 7 and M8, 10 for the maximum swing should be 0.4V (drain-source voltages). If 
the W/L ratios of the transistors M7-10 are made same then it can be said that the 
drain-source voltage (VDS) of the transistor M9, 10 at the maximum swing is 0.2V. 
Therefore, for M10-13 to be in saturation, 
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∴   4-14 
Considering the output swing going low to 0.4 V, the transistors (M14-17) 
accommodating this drop should still be in saturation. Now since the current 
flowing through M3, 4 is twice (i.e., 400 µA due to the topology) the current 
flowing through M5, 6, it can be said that the drain source voltage of M5, 6 and M3, 4 
each is 0.2 V if the size of M3, 4 is made twice the size of M5, 6. Therefore, for  
VON = 0.2 V, 
 
















































The transistor M11, 12 is made same as the size of M7-10 so as to have the same 
400 A of current through the differential amplifier. The size of M1, 2 is calculated 



















































The sizes of the input transistors M1, 2 are increased to 1000µm/0.7µm to 
boost the open loop gain of the op amp. The transistor sizes used to implement the 
design of the folded cascode are summarized in Table 4-1. 
Transistor Multiplier Size 
(W/L)µm 
M1, 2 10 100/0.7 
M3, 4 10 25/0.7 
M5, 6 10 12.5/0.7 
M7-10 10 40/0.7 
M11, 12 10 40/0.7 
Table 4-1 Transistor sizes of the folded cascode op amp 
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As it can be seen that the cascode pair needs to be biased, a standard wide 
swing cascode current mirror is used to provide for the biasing of the transistors in 
the cascode pair. The “wide swing cascode current mirror” is one circuit that does 
not limit the signal swing as much as the other conventional current mirrors and 
also provides higher output resistance and a better matching for the currents. A 
basic wide swing current mirror is shown in Figure 4-9. 
 
Figure 4-9 Wide Swing Current Mirror 
Now a bias generator circuit is to be designed generating fixed DC voltages 
and fixing the current in the circuit. The topology of the bias generator circuit 
used is the standard wide swing current mirror circuit. The current in the bias 
circuit is chosen to be 40 A. This current will be mirrored into the folded 
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cascode to 400 A as per the design specified earlier. The transistors in the bias 
circuit are made 10 times smaller than the transistors in the cascode of the op 
amp. The current in the final leads of the bias circuit are multiplied to 400 A by 
making their sizes the same as the ones used in cascode. This ensures proper 
matching of the currents in the cascode of the op amp. The transistors M3 and M9 
are made approximately four times smaller than M2 and M8 respectively to ensure 
proper biasing of the DC voltages [11]. The gate lengths of the transistors of the 
bias circuit are chosen to be 4X (1.4 µm) times the minimum allowable length for 
matching purposes during layout. The transistor sizes of the bias circuit used are 
summarized in Table 4-2. 
Transistor Multiplier Size 
(W/L)µm 
M1, M2 1 25/1.4 
M3 1 2.8/1.4 
M4-7 10 25/1.4 
M8, 9 10 80/1.4 
M9 10 14/1.4 
M11-13 1 8/1.4 
Table 4-2 Bias circuit transistor sizes 
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Since the output is fully differential a Common Mode Feedback Circuit must 
be added to establish the output common mode voltage. The purpose of the 
CMFB circuit is to keep the common-mode (average) output voltage at a constant 
level (usually halfway between the power-supply voltages). The CMFB circuit 
must first sense the differential output voltages and average them to produce the 
output common-mode level. Then this level must be compared to the desired 
common-mode level (which in this design is 1.65 V) and the difference between 
the actual CM level and the desired CM level is used to change the CM bias 
current in the OTA to bring the actual CM level back to the desired CM level. The 
speed of the CMFB circuit should be comparable to the unity-gain frequency of 
the differential path. Otherwise noise on the power supplies may be amplified. A 
simple switched capacitor circuit is used to establish the common mode voltage 
Vcm. The common mode feedback circuit is implemented using a switched 
capacitor circuit (shown in Figure 4-10) driving these switches. The capacitor CC 
is chosen to be 1 pF and CS being 1/5th of CC equal to 0.2 pF [11].  
 




To understand the stability of the delta-sigma loop the block diagram in 
Figure 3-6 is redrawn incorporating the gains of the integrator as GI and 
comparator GC as shown in Figure 4-11. A first order delta-sigma modulator is 
considered and the concept can be extended to the second order modulator. 
X (z) Y (z) 





  GI + + GC 
 
Figure 4-11 Block diagram of 1st order ∆Σ modulator 






  G =  4-22 
Also the forward gain GF is defined as the product of the integrator gain and the 
comparator gain. 
 CIF GG   G ×=  4-23 
Equation 3-4 can be re-written as [13], 
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=  4-24 
If GF approaches zero, the output, 
 (z) E  Y(z) =  4-25 
The output is just the quantization noise not spectrally shaped and recovery of the 
original signal with a low pass filter becomes difficult. If GF is greater than 2, 
then the poles of the modulator lie outside the unit circle in the z-domain. The 
modulator becomes unstable. Therefore to ensure stability, 






An important component of any ADC is a quantizer. Typically, a quantizer 
design includes a very precise sample-and hold circuit and a high-accuracy 
comparator working at Nyquist sampling frequency. The accuracy requirement of 
the comparator depends on the accuracy requirement of the converter, e.g. an  
8-bit ADC requires a comparator with at least 8-bit accuracy. In contrast, in 
∆Σ modulators, the comparator is required to work at a high oversampling 
frequency but its resolution can be as small as 1 bit. Therefore, the comparator 
design in ∆Σ modulators focuses more on high-speed operation instead of 
accuracy. 
To combine the sample and hold function and the comparator function and 
also to match speeds, a latched comparator is the best choice [25, 26]. A 
comparator is used here to act as 1-bit quantizer converting from the analog signal 
to digital signal. Comparators are circuits which change the output state 
depending on the difference of the two input signals. A clocked comparator is 
used here to synchronize its operation with the other circuits in the ADC as they 
are run by high speed clocks. The architecture of the comparator is shown in 
Figure 4-12. The principle design parameters of this comparator are speed (which 
must be adequate enough to achieve the desired sampling rate), input offset, input 
referred noise, and hystersis. It has been pointed out already that offset and noise 
at the comparator input are suppressed by the feedback loop of the modulator. 
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Also, the sensitivity of ∆Σ modulators to comparator hystersis is several orders of 
magnitude smaller than that of Nyquist rate converters. Therefore, this relaxes the 
performance requirements of the comparator.  
 
Figure 4-12 Latched Comparator 
M1 and M4 are the input transistors which are connected to a feedback 
network formed by M2 and M3. M5 and M6 are control transistors. M8 and M9 
form another feedback network for M7 and M10, which are precharge transistors 
used for refreshing the internal nodes when not in operation to reduce hystersis. 
M11-M14 forms two inverters which act as buffers to isolate the latch from the 
output load and to amplify the comparator output. During the pre-charge phase, 
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i.e. when CLK goes low, transistors M5 and M6 are cut off and the comparator 
does not respond to any input signal. The voltages Voc+ and Voc- will be pulled to 
the positive rail, VDD, and the output of the inverters will be pulled to ground. At 
the same time, M1 and M4 discharge the voltages VF+ and VF- to ground. During 
the evaluation phase, i.e. when CLK goes high, both the voltages Voc+ and Voc- 
drop from the positive rail and both the voltages VF+ and VF- rise from ground. 
If the voltage at Vin+ is higher than that at Vin-, M1 draws more current than 
M4. Thus, Voc+ drops faster than Voc- and VF- rises faster than VF+. As Voc+ 
drops a threshold voltage below VDD, M9 turns on and charges Voc- to high level 
while Voc+ keeps going to ground. Also, as VF- raises a threshold voltage above 
ground, M2 turns on and discharges VF+ to ground while VF- keeps rising to VDD. 
The regenerative action of M8 and M9 together with that of M2 and M3 pulls 
Voc+ to ground and pulls Voc- to positive rail. Hence, following the inverters 
M11- M14, Vo+ is pulled to positive rail and Vo- is pulled to ground. The 
operation for the case when the voltage at Vin- is higher than that at Vin+ is 
similar.  
In designing the W/L ratios of the transistors for the comparator, 
considerations have to be made for high-speed operation. The delay of the whole 
comparator determines the fastest operation frequency of the comparator. For 
high-speed operation, the sizes of transistors M5 and M6 should be large enough 
so that their resistance values are minimal but should be small enough at the same 
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time to reduce the capacitance in order to have minimal comparator delay. The 
sizes of transistors M1 and M4 should be large enough to ensure quick response 
to the input signal, but small enough for minimal gate capacitances for high-speed 
operation. The sizes of transistors M2, M3, M8 and M9 should be small enough 
for high-speed operation, but large enough for quick regenerative action. Finally, 
the inverter transistors M11-M14 should be large enough for driving the output 
load to reduce the inverter delay, but small enough for minimal gate-capacitances 
to reduce the comparator delay. The transistor sizes chosen for this design are 
summarized in Table 4-3. 
Transistor Size 
(W/L)µm 
M1, 4 2/1 
M2, 3 10/1 
M5, 6 2/1 
M8, 9 30/1 
M7, 10 20/1 
M11, 13 2.1/0.35 
M12, 14 0.7/0.35 






The clock generator for producing non-overlapping clock signals can be 
realized with a simple circuit constructed of logic gates. Such a circuit is shown in 
Figure 4-13 [29, 31]. It consists of two transistor level NOR-gates and several 
inverters. Complementary signals for TG switches can be generated adding 
inverters subsequently (not shown). Further delayed clock can be produced by 
using several inverters again to one of the output clocks to produce its delayed 
clock. Note that the complementary phase signals are taken one inverter after each 
phase and that no compensation delay gate was needed to equalize the delay from 
the inverter. The expected timing diagram of clocks Φ1 and Φ1D (Φ1 delayed), Φ2 
and Φ2D is shown in Figure 4-14. 
 
Figure 4-13 Non-Overlapping Clock Phase Generator Circuit 
The main advantage of this circuit is its simplicity. At least a part of the 
buffering of output signals can be included in the delay elements, making the 
circuit quite robust. On the other hand, the non-overlap time often becomes larger 
than necessary because of the buffering included and the margin added to 
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accommodate the process and temperature variations. The resulting speed penalty 
is emphasized in high clock rate circuits. Furthermore, the duty cycle of the 





Figure 4-14 Expected Output of the Clock Generator 
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The quantizer used in this design is of 1 bit resolution hence the feedback 
DAC is also 1 bit in resolution. The 1 bit DAC can be implemented using a 
simple wire connected with the reference voltages. The advantage of a 1-bit DAC 
is that it is inherently linear. This linearity results in the output of the DAC being 



































This section shows all the results obtained from the designed values of various 
components discussed in the previous section. It shows plots of all performance 
metrics of the Operational Amplifier, the Comparator and the Fully Differential 
Integrator. Also a comparison table is presented after each section comparing with 
the specifications designed for. Performance of the Op Amp and the Discrete 
Time Integrator can be compared when different sampling switches are used - i.e., 
NMOS switch and TG switch. All the results shown here are using TG switches 
unless otherwise specified. The results using NMOS switches are summarized at 
the end of each section. 
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Finally, the results of the Second Order Fully Differential Discrete Time 
Delta-Sigma Modulator are presented. A results table showing various 
performance metrics of the modulator can be found in this section. The circuit is 




The functional diagram of the second order modulator simulated using 
Simulink in MATLAB is shown in Figure 5-1. The single bit DAC is replaced by 
a simple wire. The input is a sinusoidal signal with 1 V amplitude and frequency 
12.5 kHz. This signal is fed through two integrators in cascade and is connected to 
the comparator at the output. Intermediate gain stages are used to provide stability 
to the system to ensure that all the poles of this system are well within the unit 
circle in the z domain.  
 
Figure 5-1 Behavioral model of  ADC 
The modulated output as seen through the scope is shown in Figure 5-2 with 
the input signal overlaid on it. A discrete Fourier Transform (DFT) of the sampled 
output signal (2048 samples) is performed to calculate the SNR of the system. 
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The logarithm of the amplitude of the signal is plotted versus the signal frequency 
and the SNR is found to be close to 58 dB (shown in Figure 5-3). It can be seen 
that second order noise shaping is taking place wherein most of the noise is 
pushed to the higher frequency bands. The original signal can be retrieved using a 
digital low pass filter.  
 
Figure 5-2 Modulated output signal 
  
Figure 5-3 Frequency spectrum of the modulated signal 
Matlab can also be directly used to model the behavior of the modulator as 
shown in Appendix A. Here the time domain mathematical models (shown in the 
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previous section) are run for a sinusoidal source of input amplitude 1 V. The 
results are shown in Figure 5-4 and Figure 5-5 showing the SNR to be close to  
61 dB. Simulink can be used model other non idealities of the delta-sigma 
modulator as well [19]. 
 








The fully differential folded cascode is simulated as per the designed values 
and the results obtained are as follows. The transient response of the Op Amp for 
a 2 mVpp differential signal is shown in Figure 5-6. Initial transients can be seen 
in the output which is due to the time taken by the CMFB circuit to take effect 
and the bring the output common mode DC to the desired voltage, in this case half 
way between the supply rails - i.e., 1.65 V. The open loop gain of the op amp was 
found to be 58 dB and the unity gain-bandwidth for this configuration was  
137.2 MHz as shown in Figure 5-7. The phase margin measured is 72°. 
 
Figure 5-6 Transient Response of the Op Amp showing a gain of 58 dB 
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Figure 5-7 AC Response of the OTA showing the gain to be 58 dB, UGBW 137.2 MHz and 
Phase Margin of 72° 
 
Figure 5-8 Transient Response showing the swing of 2 V of the OTA 
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The output swing measured peak to peak shown in Figure 5-8 is found to be 
0.65 V to 2.65 V. The slew rate of the op amp was found to be 130 V/µS, shown 
in Figure 5-9. The input common mode range of the OTA is shown in Figure 5-10 
to be between -0.6 V to 2.2 V; same for the case using NMOS switches in the 










Figure 5-9 Transient Response showing the slew rate of the OTA 
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Figure 5-10 Input Common Mode Range of the OTA 
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A summary of results is shown in Table 5-1 which compares the results of the 
op amp using the two switches and compares them with the targeted 
specifications. 




Results of the Op Amp 
using TG switches in the 
CMFB circuit 
Results of the Op Amp 
using NMOS switches in 
the CMFB circuit 
Open Loop Gain 60 dB 58 dB 58 dB 
UGBW 120 MHz 137.2 MHz 140 MHz 
Phase Margin 60° 72° 72.5° 
Swing 2.5 V 2 V 2 V 
ICMR - -0.6 V - 2.2 V -0.6 V - 2.2 V 





A switched capacitor fully differential integrator was simulated (circuit shown 
in Figure 4-6) using both NMOS and TG as sampling switches. Cs and Cf were 
chosen to be 0.45 pF and 2 pF respectively. The outputs are shown  
Figure 5-11 and Figure 5-12. 
 
Figure 5-11 Integrator output with TG switches showing a phase shift of 90° 
 




A latched comparator which switches to the rail supply depending on the input 
signal is used here to act as a 1-bit quantizer. It is designed as per the 
methodology discussed earlier. The results are as follows. Figure 5-13 shows the 
output of the comparator for a DC input at one input terminal and a sine source 
with a DC offset at the other input terminal. Since it is a clocked comparator it 
evaluates the result of comparison at every clock cycle. 
 
Figure 5-13 Output of the comparator 
A minimum voltage difference is required at the input of the comparator to 
change its state. This minimum voltage should be sufficiently high so that any 
noise occurring at the inputs does not cause the comparator to switch states, 
whereas at the same time it should be low enough not to reduce the dynamic 
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range at the input [11]. The minimum voltage measured for this design is 670 mV. 
This was obtained by grounding one of the inputs of the comparator and a ramp 
input to the other terminal and was seen that the output of the comparator does not 
switch until the input voltage difference has reached 670 mV (shown in  
Figure 5-14). 
 
Figure 5-14 Output of the Comparator showing the minimum voltage difference required 
for the comparator to change state is 670 mV 
The propagation delay of the comparator is the time taken to reach 50% of its 
final value when switching states. A DC input compared to a ramp input enables a 
measure of the propagation delay. Figure 5-15 shows a propagation delay of  
3.8 ns. Due to the regenerative latch the hysteresis of the comparator is measured 
to be as small as 976 µV/V; shown in Figure 5-16. 
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Figure 5-15 Output of the Comparator showing a Propagation delay of 3.8 ns 
 






The non-overlapping clock phase generator was designed as shown in  
Figure 4-13. A series of cascaded inverters with their W/L ratios being less 1 
cause a significant delay in the output of the inverter. Figure 5-17 shows the 
output of the clock generator and also compares it with the ideal clocks (also) 
shown. Phi1 clock corresponds to clk1 in the figure and Phi2 to clk2 and so on. 
Phi1, Phi1d, Phi2 and Phi2d are the ideal clocks and the outputs of the clock 
generator (clk1, clk1d clk2, clk2d) are plotted against it for comparison. The 
outputs of the clock generator are in accordance with ones shown in Figure 4-14 
 




The Delta-Sigma Modulator is implemented as shown in Figure 4-1. The next 
section shows all the results of the delta-sigma modulator using TG switches and 




The output of the modulator using TG switches is shown in Figure 5-18. As 
seen, vin- is a 500 mVPP sine wave which is the input to the negative terminal of 
the switched capacitor filter and vin+ is the same sine wave with opposite phase. 
X and Y are the outputs of the modulator. It can be seen that the output is as 
expected, therefore it can be concluded that the modulator successfully modulates 
the input signal source. 
The original signal can be retrieved using a digital decimation filter which 
digitally down-samples the oversampled signal followed by a simple half-band 
filter. The close-in capture of the output shown in Figure 5-18 can be seen in 
Figure 5-19 (1 cycle) which is the expected response as shown in Figure 5-2 and 
Figure 5-4. To further analyze the modulator output, an FFT is performed on the 
differential output signal to obtain the frequency spectrum of the signal. It is 
shown in Figure 5-20. 
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Figure 5-18 Output of the Second Order Delta-Sigma Modulator 
 
Figure 5-19 Output of the Delta Sigma modulator (1 cycle) 
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Figure 5-20 Frequency spectrum of the differential output signal of the delta sigma 
modulator using TG showing an SFDR of 83 dB 
It can be concluded from the frequency spectrum of the output that second 
order noise shaping is taking place with the measured SNR being 87 dB. The 
SNDR was found to be 82 dB, SFDR (shown Figure 5-20) measured is 
approximately 83 dB and the total harmonic distortion was calculated to be  
7.05 x 10-7 %. The effective resolution of the modulator was calculated to be  
14 bits.  
The input dynamic range of the modulator using TG switches is found to be 
80 dB as shown in Figure 5-21. SNR and SNDR were computed for various input 



























Figure 5-21 Plot of output SNR vs. Input Range showing a dynamic range of 80 dB 
The dotted curve is the SNR and continuous curve is the SNDR. It is seen that 
both curves follow each other very closely until input values very close to 1 dB. 
At this point the modulator is overloaded and an increase in the harmonic 
distortion can be noted. Input dynamic range is input signal value in dB for which 
the SNR is zero. As seen from the plot, SNR at -80 dB input signal is ~ 2 dB. 
Corner analysis was performed on the modulator against variations in 
temperature and power supply. Power supply was varied ± 10% of its nominal 
value-i.e., 3.6 V and 3.0 V. Temperature was changed to 0° C and 120° C. Results 
for all corners shown are as follows. Figure 5-22 shows the frequency spectrum of 
the modulated output for a 1 Vpp differential signal sine source for VDD of 3.6 V 
and simulation temperature set to 120° C (TT corner). The SNR measured was  
92 dB, SNDR was 76 dB, SFDR measured (shown) is 75 dB and the total 
harmonic distortion was 2.5 x 10-6 %.  
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Figure 5-22 Frequency spectrum of modulator, corner (TT) VDD = 3.6 V,  
Temperature 120° C 
 
Figure 5-23 Frequency spectrum of modulator corner (TT) VDD = 3.0 V, Temperature 120° C 
 77 
Figure 5-23 shows the results for the corner (TT) VDD 3.0 V and simulation 
temperature being 120°. SNR was 108 dB, SNDR was 46 dB, and SFDR 
measured is 46 dB with the total harmonic distortion calculated as 0.0027%.  
Figure 5-24 shows the results for the corner VDD being 3.6 V with the simulation 
temperature set to 0° C. SNR and SNDR were measured to be 87 dB and 84.6 dB 
respectively. SFDR was measured to be 80.7 dB with the total harmonic distortion 
being 3.5 x 10-7 %. 
 
Figure 5-24 Frequency spectrum of modulator corner (TT) VDD = 3.6 V, Temperature 0° C  
Figure 5-25 shows the results for the corner VDD being 3.0 V with the 
simulation temperature set to 0° C. SNR and SNDR were measured to be 83 dB 
and 73 dB respectively. SFDR was measured to be 73 dB with the total harmonic 
distortion being 5.7 x 10-6 %. All the results are summarized after the next section. 
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Shown below are the output and the performance metrics of the Delta-Sigma 
modulator using NMOS switches. The output of the modulator is shown in  
Figure 5-26. As seen, vin- is a 300 mVPP sine wave which is the input to the 
negative terminal of the switched capacitor filter and vin+ is the same sine wave 
with opposite phase. X and Y are the outputs of the modulator. Therefore it can be 
concluded that the modulator successfully modulates the input source. The  
close-in capture of the same Figure 5-26 can be seen in Figure 5-27. 
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Figure 5-26 Output of the Second Order Delta-Sigma Modulator with NMOS switches 
 
Figure 5-27 Output of the modulator with NMOS switches (1 cycle) 
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Figure 5-28 Frequency spectrum of ∆Σ modulator using NMOS switches showing an SFDR 
of 75 dB 
Figure 5-28 shows that SNR is close to 85 dB, the SNDR was 74 dB, SFDR 
measured is 75 dB and the total harmonic distortion was calculated to be  
3.85 x 10-6 %. The effective resolution of the modulator was calculated to be  
14 bits. Corner Analysis was performed on the modulator with NMOS switches, 
results of which are summarized in Table 5-3. The input dynamic range of the 






















Figure 5-29 Plot of output SNR vs. Input Range showing a dynamic range of 70 dB 
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It was shown in Figure 5-14 that the Vmin for the comparator was found to be 









C ===  5-1 









I ===  5-2 
Therefore for second order modulator, 
 25.0G G  G C
2
IF =×=  5-3 
The condition in equation 4-26 is satisfied. To further check the stability of 
the circuit in simulation, a short duration current pulse is applied at one input and 
a common mode DC voltage at the other input. Voltages at various nodes are 
plotted to check for transients. No oscillations were found. Figure 5-30 and  
Figure 5-31 show the response of the modulator for the current pulse using TG 
and NMOS switches, respectively. X and Y are the outputs of the modulator. vo1 
and vo2 are the outputs of the first integrator, vo3 and vo4 are the outputs of the 




Figure 5-30 Stability check of the modulator with a short duration current pulse (TG) 
 
Figure 5-31 Stability check of the modulator with a short duration current pulse (NMOS) 
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The summary of results for the second order delta-sigma modulator is shown 
in Table 5-2. 












by Boser et al. 
measured  
Ref# 8 
Order 2 2 2 2 
Resolution 14 14 14 14.5 
SNR 86 dB 87 dB 85 dB 89 dB 
SNDR 86 dB 82 dB 74 dB - 
SFDR - 83 dB 75 dB - 
THD - 7.05 x 10-7 % 3.85 x 10-6 % - 
Dynamic Range 70 dB 80 dB 70 dB 89 dB 
Signal Bandwidth 25 kHz 25 kHz 25 kHz 8 kHz 
Power Dissipation < 20 mV 6.6 mW 6.6 mW 12 mW 
Speed 12.8 MHz 12.8 MHz 12.8 MHz 4 MHz 
Power Supply 3.3 V 3.3 V 3.3 V 5 V 




Summary of the corner analysis with variation in VDD and temperature for a 
typical process (corner TT and FF) of both the modulators is shown in Table 5-3. 









SNR 92 dB 83 dB 
SNDR 76 dB 67 dB 
SFDR 75 dB 72 dB 
Corner 1 (TT) 
VDD = 3.6 V  
Temperature 120° C THD 2.46 x 10-6 % 1.91 x 10-5 % 
SNR 108 dB 58 dB 
SNDR 46 dB 52 dB 
SFDR 46 dB 53 dB 
Corner 2 (TT) 
VDD = 3.0 V  
Temperature 120° C THD 0.0027 % 0.0006 % 
SNR 87 dB 80 dB 
SNDR 85 dB 73 dB 
SFDR 81 dB 75 dB 
Corner 3 (TT) 
VDD = 3.6 V  
Temperature 0° C THD 3.47 x 10-7 % 5 x 10-6 % 
SNR 82 dB 94 dB 
SNDR 64 dB 78 dB 
SFDR 64 dB 78 dB 
Corner (FF) 
VDD = 3.6 V 




















The implementation of delta-sigma modulator was discussed in the previous 
section. However, the modulator is subjected to practical limitations and this 
applies to both SC and CT modulators. These limitations are caused by non-ideal 
operation of various components like the integrators, quantizer and DAC. There 
also may be non-linear operations due to jitter of clock pulse edges, mismatches, 
etc. The non-ideal behavior of the integrator could be attributable to finite gain, 
bandwidth and slew rate of the op amp. An understanding of these non-idealities 
is thus important for successful implementation of a delta-sigma modulator. 
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There can be various noise sources in the delta-sigma loop shown in  
Figure 6-1. There can be external noise accompanying the input signal labeled as 
e1 (n). The thermal/flicker noise at the input stage of the integrator is shown as  
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e2 (n). Noise due to clock jitter and feed through are modeled in e1 (n) and e2 (n) 
themselves. Noise due non-linear operation of the integrators - i.e., due to slew 
rate or clipping appears at the output of the integrators and is shown as e3 (n), 
which also includes noise due to any non-linear operation of the quantizer.  
Non-linear operation of the local DAC is shown equivalent to eDAC (n). eq (n) is 
the quantization noise of the quantizer. All these noise sources may affect the 




















Figure 6-1 Block Diagram of ∆Σ modulator with the noise sources 
Evaluating the transfer function of the block diagram shown in Figure 6-1 
results in [15], 
( )( ) ( )( )21-3q1-DAC1-2DAC1-1 z-1(z)E  (z)E z-1(z) Ez-(z)E (z)Ez - (z)E  X(z)  Y(z) ++++=  6-1 
Clearly, from the transfer function it can be seen that the critical noise sources 
are the eDAC (n) and e1 (n) as they appear directly at the output. e2 (n) is subjected 
to first order noise shaping whereas e3 (n) is added to eq (n) and noise shaped by 
the order of two. eDAC (n) becomes less critical for this design, as a  
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1-bit DAC has been chosen, which is inherently linear. eDAC (n) becomes more 
prominent in the case of multi-bit DAC’s. 
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A MOSFET switch can be modeled as an ideal switch with some on resistance 
labeled as Ron which has a noise component ni(t) because of thermal noise, as 
shown in Figure 6-2.  
 
Figure 6-2 Noise source in a switch 
It is known that thermal noise source ni(t) has a power spectral density P(f) 
[32], 
 ( ) onR Tk  4  f P =  6-2 
Therefore in switched capacitor circuits wherein resistors are replaced by 
capacitors, the thermal noise is generated by finite on-resistances of the switches. 
A parasitic-insensitive switched-capacitor circuit equivalent to a resistor is shown 
in Figure 6-3. Therefore the total thermal noise (also called KTC noise) generated 






   P =  6-3 
 
Figure 6-3 A switched capacitor circuit 
As seen, the spectrum of this noise is white, but due to oversampling, the 






   P
S
inTh, =  6-4 
Therefore, it is noted that increasing the over-sampling ratio reduces the  
in-band thermal noise. Also, using larger sampling capacitors reduces the effects 




Due to the finite op amp gain the transfer function of the SC integrator is 









 =  6-5 
where, ‘g’ is the gain and ‘p’ is the pole which is not at unity in the z-domain. As 
the poles of the integrator are the zeroes of the noise transfer function and the 
poles have moved inside the unit circle, zeroes have moved away from the DC 
point in the s plane. As a direct consequence of that, there is a reduction in the 
attenuation of the quantization noise. There no proper noise shaping taking place. 
This is called pole error and is shown to be proportional to 1/A (A is DC gain of 
the op amp). Therefore, for maximum attenuation of in-band quantization noise 
the DC gain of the op amp should be as high as possible.  
In SC integrators another important parameter is the settling time of the 
integrator, which depends on the bandwidth of the op amp. In usual filters the 
unity gain bandwidth of the op amp has to be at least 10 times larger than 
sampling frequency [33]. If the settling time is larger than the sampling time the 
modulator may become unstable. As far as slew-rate of the op amp is concerned 





In this work a delta-sigma modulator design has been presented that met the 
performance requirements. The modulator was designed in 0.35m technology at 
an operating voltage of 3.3 V. A fully-differential switched-capacitor 
implementation was used. The final design is a 14-bit, second-order, fully 
differential, delta-sigma modulator with an oversampling ratio of 256. 
Simulations in Cadence indicate that a signal-to-noise ratio of approximately 86 
dB is achievable.  
Second-order sigma-delta modulators constitute an efficient architecture for 
implementing high-resolution analog-to digital converters in scaled high-
performance integrated circuit technologies. Both simulations and analytical 
results have been used to establish design criteria for the analog circuit blocks 
comprising such a modulator. Specifically, it has been found that integrator 
linearity has a crucial influence on the performance of these converters, whereas 
delta-sigma modulators impose only modest demands on integrator bandwidth 
and are relatively insensitive to offset and hysteresis in the comparator. The 
analysis presented here has also been used to identify mechanisms other than 
quantization noise that may limit the performance of delta-sigma modulators 
regardless of the oversampling ratio. 
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It has been proven that TG switches are more immune to imperfections like 
charge-injection and clock feed through due to the complementary pair connected 
in parallel which cancels out the effect of each other. Therefore, they deliver 
much better performance when compared to NMOS switches in delta-sigma 
modulators, the only disadvantage being the need for complementary clocks. 
Fully differential architectures, too, have been an added advantage of immunity 
against noise when compared to their single-ended counterparts. 
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Future work to extend the current design could be design optimization. For 
example, the cascode op amp designed can be gain boosted for enhanced noise 
shaping. Use of multi-bit ADC and DAC also can help increasing the resolution 
of the modulator. Dithering can also help increase the SNR. Dithering is a 
technique of intentional addition of white noise in the circuit which has proven to 
yield better in-band noise attenuation. The second order modulator can be 
cascaded to a first order modulator to increase the resolution. 
Once the design of the modulator is successfully done, the next step could be 
to integrate the modulator with the other blocks in the receive path to demonstrate 
an overall system. One of the blocks required to complete the system is 
decimation filter. Design of decimation filter is a challenge in itself. An ADC 
consists of a decimation filter which differs from the digital processing block 
found in Nyquist-rate ADCs. This decimation filter performs two important 
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functions. First, it low-pass filters the output signal from the quantizer so that all 
frequency components above fB are removed. Hence, this filtering action removes 
all of the quantization noise that doesn’t appear within the bandwidth. The second 
function that it performs is to down-sample the data from the oversampling 
frequency of fS to the Nyquist rate of the input signal, i.e. 2fB. Note that the 
filtering action that precedes the down-sampling operation ensures that aliasing 
doesn’t occur. Hence due to these functions the decimation filter is one of the 
important blocks.  
The other area of interest is to design a Bandgap Reference Circuit. It is one of 
the essential building blocks of most of the analog circuits including ADC, DAC, 
DRAM and flash memory. The principle of bandgap circuits relies on two groups 
of diode-connected BJT transistors running at different emitter current densities. 
By canceling the negative temperature dependence from one group of  
transistors with the positive temperature dependence from a  
proportional-to-absolute-temperature (PTAT) circuit which includes another set 
of transistors, temperature dependence is removed. It is a very essential 
component in an ADC design which helps keep the reference voltage constant 
with respect to temperature. These essential aspects just mentioned complete the 
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APPENDIX A 
The MATLAB code used for time domain simulation of equations of the behavior 











     
    x(i)=sin(2*t*pi*(i)/n); 
end 
  
%2nd order sdadc modulator 
for i=1:(n-1); 
    sum1(i+1)=x(i+1)-y(i); 
    x2(i+1)=sum1(i+1)+x2(i); 
    sum2(i+1)=x2(i+1)-y(i); 
    integ(i+1)=integ(i)+sum2(i+1); 
     
    if integ(i+1)>=0 
        y(i+1)=1; 
    else 
        y(i+1)=-1; 




subplot(2,1,2), plot(d,x);hold on 
 
% FFT computation 
N = length(y) ; 
i = 0: N-2 ; 
figure(2) 
B = abs(fft(y, N)); 
B = B(1:N-1)/(N-1) ; 
f = i(1:length(i))*fin; 
plot(f,20*log10(B)) ; 
grid on; 
xlabel ('Frequency (Hz)'); ylabel ('Amplitude (dB)'); 
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APPENDIX B 
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Block Diagram of a DSP System
 Digital Systems are used for Data Handling, Processing and Storing
 ADC’s and DAC’s link Analog World and Digital World
 Integrated circuit technology trends have caused these analog 
interfaces to reside alongside the digital systems on the same chip
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Functions of the Modulator are:
 Sampling - A sample and hold circuit freezes the analog input 
voltage at the moment the sample is required. This voltage is held 
constant while the A/D converter digitizes it.
 Quantization - is process of converting continuous time samples 





Ideal Transfer Curve and Quantization 
Error in a 3 bit ADC 
 Resolution
 Static Characteristics
 Differential Non-Linearity (DNL)
 Integral Non-Linearity (INL)
 Offset Error
 Gain Error

















Performance Metrics of a Data Converter
 Dynamic Characteristics
 Dynamic Range (DR)
 Signal to Noise Ratio (SNR)
 Signal to Noise & Distortion Ratio (SNDR)
 Spurious Free Dynamic Range (SFDR)
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Classification of Data Converters
( ) dB  MLog 10  1.76  N 6.02  SNR 10++=
dB  1.76  N 6.02  SNR +=
Based on Sampling Speed, data converters can be classified into two categories:
 Nyquist-Rate Converters – have sampling rates equal to the Nyquist-rate of the 
baseband signal. Typically 2~3 times the baseband signal bandwidth. The 
quantization noise is white within the signal bandwidth. The SNR of the these 
converters, taking into account the quantization noise only is given by,
 Oversampled Converters – have sampling rates much higher than baseband signal 
bandwidth. Typically 8~256 times the baseband signal bandwidth. The quantization 







Quantization noise spectrum in Nyquist-rate and oversampled converters 
Classification of Data Converters
Advantage of Oversampling
 Less quantization noise within the baseband signal bandwidth hence high resolution 
achievable.
Disadvantage of Oversampling
 Circuit components have to operate at oversampled speeds and hence limited by the 
technology.
 





















  (z) NTF 










(z) E (z) NTF  (z) X (z) STF  (z) Y +=
Applying superposition theorem to calculate the transfer function of the system shown in the block diagram.
The  Signal Transfer Function (STF) and the Noise Transfer Function (NTF) can be defined as,






Concept of Noise Shaping





  (z) NTF 










If G (z) is large and H (z) is 1 then 





  (z)G  =
( ) (z) E z - 1  (z) X z  (z) Y -1-1 +=
1-
-1
z - 1  NTF
 z  STF
=
=
STF (z) ~1 
NTF (z) ~0





11*Bourdopoulos G I, Pnevmatikakis A, Anastassopoulos V, Deliyannis T L, “Delta Sigma Modulators; 
Modeling, Design and Applications”, Imperial College Press, ISBN: 1-86094-369-1 
Spectrum at the output of a noise shaping quantizer loop compared to those 
obtained from Nyquist and Oversampling converters*
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Block Diagram of a First order Noise Shaping Delta-Sigma ADC 
( )M Log 50  12.9 - 1.76  6.02N  SNR ++=
( )21-
-2
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Comparison Curve due to Oversampling



















1st Order 14 bit ADC
2nd Order 14 bit ADC
w/o Noise Shaping
















































[n]y - [n] x  [n]u a=
1]- v[n 1]-u[n  [n] v +=











0    v[n]1
  [n]y 
 v[n] y[n]  [n] e −=
Input is x [n] and the final output of the modulator 
is y [n]. Therefore from the diagram, 




Behavioral Modeling of ∆Σ Modulator
Simulink Discrete Frequency Domain Model






Behavioral Modeling of ∆Σ Modulator




Target Specifications of the  Modulator
 Resolution, 14 bits
 Dynamic range, 70 dB
 Baseband signal bandwidth, 25 kHz
 Oversampling ratio, 256
 Sampling frequency, 12.8 MHz
 Power dissipation, less than 20 mW
 Full scale input range, ±1 V
 Power Supply, 3.3 V
 TSMC 0.35 µm process


























































Discrete Time - SC Integrator
Φ1 Φ1D
Φ2 Φ2D
Parasitic Insensitive Switched Capacitor Discrete-Time 














Transmission Gate (TG) Switch 
 TG Switch - Low On-Resistance (Ron) 
but need complementary clocks to 
function
 NMOS Switch - High On-Resistance 
(Ron) at Vin values close to VDD
 On-Resistance (Ron) of a switch can be 
modeled as Thermal Noise source in 
Noise Analysis.
 This project implements the modulator 






Op Amp Specifications 
A  1
A








One Phase of the SC circuit








MHz 120  design  In this
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Op Amp Specifications contd…
Step Response of the SC circuit 






SR = 211 V/µs
































 Current 400 µA
 Swing 2.5 V


















Common Mode Feedback Circuit
0.2 pFCS
1 pFCC
 CC accumulates the output DC potential
 When Clk2 is high, Cs accumulates the common 
mode voltage
 When Clk1, charge redistribution takes place to 




















 If Clk is high and M1>M4 then Voc+ begins to lower and 
turns on M9
 Voc- charges to VDD and turning on M2
 Therefore, setting Vc+ high and Vc- low
 If Clk is low, M7 and M10 are on, latch is disconnected, 















126 V/µs130 V/µs200 V/µsSlew Rate
-0.6 V - 2.2 V-0.6 V - 2.2 V-ICMR








Op Amp using 
NMOS switches 
in the CMFB 
circuit
Op Amp using 
























 Modulator using TG switches






 Modulator using TG switches




Frequency spectrum of the differential 




 Modulator using TG switches






























 Modulator using NMOS switches









Frequency spectrum of the differential 






 Modulator using NMOS switches
























4 MHz12.8 MHz12.8 MHz12.8 MHzSpeed
3 µm 0.35 µm 0.35 µm 0.35 µm Technology
5 V3.3 V3.3 V3.3 VPower Supply
12 mW6.6 mW6.6 mW< 20 mVPower Dissipation
8 kHz25 kHz25 kHz25 kHzSignal Bandwidth
89 dB70 dB80 dB70 dBDynamic Range
-3.85 x 10-6 %7.05 x 10-7 %-THD
-75 dB83 dB-SFDR
-74 dB82 dB86 dBSNDR
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1.7 x 10-6 %4.2 x 10-5 %THD
78 dB64 dBSFDR
78 dB64 dBSNDR
94 dB82 dBSNRCorner 4 (FF)
VDD = 3.6 V 
Temperature 00C
5 x 10-6 %3.47 x 10-7 %THD
75 dB81 dBSFDR
73 dB85 dBSNDR
80 dB87 dBSNRCorner 3 (TT)





58 dB108 dBSNRCorner 2 (TT)
VDD = 3.0 V 
Temperature 1200C



















 14-bit modulator realized from a 1-bit quantizer
 Fully Differential architectures have a better noise immunity
 Techniques like Oversampling, Noise Shaping result in 
increased resolution
 TG switches work better than NMOS








 Design Optimization for better resolution
 Gain Boost the Op Amp
 Multi-bit quantizer and feedback DAC
 Use of Dithering Technique
 Complete the ADC, by designing a Decimation Filter
 Band gap Reference Circuit for the VREF
 
 
